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Abstract
Distributed generation (DG) units are commonly inter-
faced to the grid by using voltage-source inverters (VSI’s).
Extension of the control of these inverters allows to im-
prove the power quality if the main power grid is disturbed
or disconnected. In this paper, a control technique is de-
veloped for a VSI working in island mode. The control
technique is designed in the time domain, combining an in-
ner current control loop with an outer voltage control loop.
Voltage regulation under various linear and non-linear load
disturbances is studied.
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1. Introduction
Recently, distributed generation (DG) units are increas-
ingly being used because of their economical and environ-
mental benefits compared to the use of large power plants.
Many distributed power sources, such as most wind tur-
bines, photovoltaics (PV) and fuel cells, do not generate
a 50 Hz voltage, so they require a voltage-source inverter
(VSI) as an interface to the grid. These power-electronic
interfaces have different properties as compared to con-
ventional power plants [1, 2]. DG systems with VSI’s are
promising because of their possibility of high service reli-
ability, power quality and flexibility, lower losses in trans-
mission and distribution and a lower dependence on fuel
costs when using renewable energy sources.
The Consortium for Electric Reliability Technology Solu-
tions (CERTS) presents a microgrid as a system providing
both power and heat where most of the sources are con-
nected to the ac-grid via power-electronic interfaces [3].
The microgrid architecture insures that the electrical im-
pact of distributed energy resources (DER, [4]) on its bulk
power provider at least qualifies the microgrid as a good
citizen, meaning that it complies with grid rules. Poten-
tially the microgrid behaves as a model citizen [1], mean-
ing that inverter-based DG always acts to improve the local
electrical environment.
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Figure 1: VSI, interface between the microgrid and an en-
ergy source
DER can operate in parallel to the grid or islanded from
it. The microgrid will disconnect from the main grid dur-
ing large disturbances (voltage collapse, faults, poor power
quality).
In this paper, a microgrid in islanded mode with a single
VSI-connected DG-unit is studied. The control of the VSI
is usually obtained in the rotating dq-reference frame syn-
chronous to the grid voltage, for example in [5–8]. An ad-
vantage of this method is that the i-th harmonic of the sig-
nals 50 Hz component can easily be evaluated using a low-
pass filter after transformation to a reference frame rotating
with i times the fundamental pulsation. A disadvantage of
this method is the numerical complexity, because of, for
example, the need for harmonic reference. By using the
Clarke and Park transformations, the quantities in a three-
phase balanced sinusoidal system in steady state are trans-
formed into dc-Park components, which is an advantage
for control issues. However, in three-phase asymmetrical
systems or in systems with voltage harmonics, the Park
transformation does not result in dc-quantities. In single-
phase systems, the Park or Clarke transformations are even
not applicable. Therefore, in [9], a Kalman-filter technique
is used for the transformation to values that match an ideal
sinusoidal waveform as closely as possible, even if the
voltage is highly distorted by the presence of harmonics.
Those values are the inputs of a phase-locked loop (PLL)
for transformation to the dq-reference frame and this en-
sures a fast and low distorted operation of the PLL.
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Figure 2: VSI control scheme: schematic overview
In the current paper, the control is performed in the time
domain without transformation of reference frame and by
using conventional PI-regulators. A single-phase grid is
studied and, in further research, this will be extended to
a three-phase grid. The voltage of the grid is controlled by
an inner current control loop and an outer voltage control
loop. To constrain the inverter current within its safety lim-
its, a fast current controller is used in the inner loop, having
a reference current obtained by the outer-loop voltage reg-
ulation.
An advantage of the inner current control loop is its easy
current limit function. More advantages of the inner cur-
rent control loop are described in [8].
2. Control Strategy
In this paper, a control strategy for inverters in island mode
is described, the topology of the VSI is shown in Fig. 1. In
this figure the grid is represented as a load. The aim is to
control both the amplitude and the frequency of the grid
voltage vg(t). A schematic overview of the control strategy
is shown in Fig. 2.
In the fast inner current control loop, the measured in-
verter current iL(t) is compared with the set value i∗L(t)
of this current. The obtained current error is presented to a
discrete proportional-integral controller. The output of the
current controller is the set value of the switching voltage
v∗sw(t) or, equivalently, the duty-ratio δ(t). To obtain bet-
ter disturbance rejection, a duty-ratio feed-forward branch
is added to the output of the current controller [10]. The
sum of the duty-ratio and the duty-ratio feed-forward is
the input of the PWM-unit, which calculates the switching
signals for the inverter.
The design of the current controller is based on:
L
diL(t)
dt
= vsw(t)− vg(t), (1)
and vsw the switching voltage averaged over a PWM pe-
riod, given by
vsw(t) = δ(t).vdc, (2)
with δ ∈ [−1, 1]. Further in this paper, the time depen-
dence of the following functions will be taken implicitly.
Transformation to a small signal model in the Laplace do-
main results in
iˆL(s) =
Vdcδˆ(s)
sL
+
δ0vˆdc(s)
sL
− vˆg(s)
sL
, (3)
with δ0 the average duty-ratio and where hatted values xˆ
denote small deviations from the steady state value of x.
This equation shows that the current of the inverter iL is
determined by variations of the control variable δˆ, but also
by variations of the grid voltage vˆg and the inverter dc-bus
voltage vˆdc. The latter two variations can be considered
as disturbances. Implementing a duty-ratio feed-forward
δff (t) decreases the influence of these disturbances [10].
This results in a better current tracking [11]. The duty-ratio
feed-forward branch is given by
δff(t) =
vg(t)
vdc(t)
. (4)
Using the following transfer function of duty-ratio to in-
verter current:
iˆL(s)
δˆ(s)
=
Vdc
sL
(5)
the inner PI-regulator can be tuned.
The input of the inner PI-regulator is the measured current
iL compared to its reference value i∗L. The output of this
regulator is the desired duty-ratio δ of the PWM module.
To obtain i∗L, the reference grid voltage v
∗
g is compared
to its measured value vg and controlled by a second PI-
regulator. The PI-regulator to control the grid voltage vg is
tuned by using the transfer function
vˆg
iˆc
=
1
sC
(6)
and a Pade´ approximation for delay time as a result of the
sample and hold procedure. The output of the outer PI-
regulator is ∆i∗c , with ∆i
∗
c a small-signal deviation of i
∗
c .
The input of the inner PI-regulator is
∆iL = i∗L − iL (7)
and ∆iL consists of two parts:
∆iL = ∆iL,1 + ∆iL,2. (8)
In the previous equation ∆iL,1 = ∆i∗c using eq. (6) as ∆iL
is changed in order to decrease the difference between vg
and v∗g . ∆iL,2 is an open-loop feed-forward of ∆iL or
∆iL,2 = ig + i∗c − iL. (9)
The inner PI-regulator forces iL to its reference value.
Another method to derive the transfer functions (5) and (6)
is by using the state space model:
dx
dt
= Ax+Bu (10a)
y = Cx+Du (10b)
which gives:
d
dt
iL
vg
 =
 0 −
1
L
1
C
0

iL
vg
+

1
L
0
0 − 1
C

vsw
ig
 .
(11)
The PI-regulator must be robust for disturbances. The
bandwidths of the two PI-regulators are different and the
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Figure 3: Resistive load: topology
different values of L and C cause different time constants
between the two equations in (11). This results in a dif-
ferent dynamic behaviour between the two control loops,
causing separation of the variables. The following transfer
functions can be derived by using eq. (2) and (11):
iˆL
δˆ
=
sC
1 + s2LC
Vdc (12)
and
vˆg
iˆc
=
1
sC
. (13)
As the switching period of the PWM is at least ten times
shorter than the time constant of transfer function (12), the
response to a step input 1s in δ, viz an exponential function,
can be approximated as linear with gradient didt :
L (
diL(t)
dt
) = siL = s(
sC
1 + s2LC
δVdc)
1
s
. (14)
The gradient of the linear approximation is obtained as:
lim
t→0
diL(t)
dt
= s lim
s→∞L (
diL(t)
dt
) = lim
s→∞
s2C
1 + s2LC
δVdc
(15)
or
lim
t→0
diL(t)
dt
=
δVdc
L
(16)
resulting in
iˆL
δˆ
=
Vdc
sL
(17)
which is analogous with eq. (5).
By implementing a controller with two loops in series, an
additional advantage is created as the inverter current iL
can easily be limited.
3. Simulation Results
In the simulations, a sample frequency of 10 kHz is used.
The unity gains of the PI-regulators are located at ωPIo=
3000 rads and ωPIi= 8000
rad
s for the outer and the inner
regulator respectively. The dc-bus voltage Vdc equals
300 V and the desired grid rms voltage vg equals 163 V
with a fundamental frequency of 50 Hz.
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Figure 4: Resistive load: grid voltage vg with its reference
value
A. Resistive load
In a first simulation, the load has a resistance R of 25 Ω
in series with the line resistance RL. The line resistance is
chosen at 0.411 Ωkm and the length of the line is 800 m, re-
sulting in RL = 0.33 Ω. The microgrid topology is shown
in Fig. 3.
The simulation results of Fig. 4(a) show the obtained grid
voltage vg and the reference grid voltage v∗g . A detail of
Fig. 4(a) is shown in Fig. 4(b) and Fig. 4(c). Both an er-
ror in amplitude and in phase difference is possible. The
difference of the amplitude of the obtained voltage with
respect to the desired voltage is shown in Fig. 4(b), only
a small error is observed. The phase difference is shown
in more detail in Fig. 4(c) where a zero-crossing of vg is
shown, this error is negligible.
B. Switching load
In a second simulation, the load consists of a load R of
25 Ω which halves after 0.06 s by switching a second re-
sistance R2 of 25 Ω on after 0.06 s. The overall simulation
results of the obtained grid voltage vg compared to the ref-
erence grid voltage v∗g are analogous with Fig. 4(a), and a
detail is shown in more detail in Fig. 5. The difference be-
tween the obtained and the desired voltage is more clear if
t = 0.06 s as this is the switching instance, but, as shown
in Fig. 5, the error is still small.
The sampled inverter current iL is shown in Fig. 6. A small
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Figure 5: Switching load: detail amplitude error in grid
voltage vg
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Figure 6: Switching load: sampled inverter current iL with
its reference value
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Figure 7: Switching load: grid current ig
transient behaviour can be concluded from this figure. The
inverter current iL equals ic + ig and the switching ripple
in iL is almost completely absorbed in the capacitor cur-
rent ic. The current ig is shown in Fig. 7, its peak current
before the switching instant is approximately 9.2 A and, as
expected, this is doubled (18.4 A) by halving the load re-
sistance. Also, when comparing ig to iL a phase-difference
is obtained as the capacitor injects a reactive current into
the grid.
Before the transient the active power exported to the grid
equals
v2g,rms
R
= 1.058 kW, (18)
after 0.06 s the active power equals
v2g,rms
0.5R
= 2.116 kW. (19)
The grid active and reactive power, calculated with the ac-
tive & reactive power block of MatLab SimPowerSystems,
are shown in Fig. 8.
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Figure 9: Harmonic load: topology
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Figure 10: Harmonic load: detail amplitude error in grid
voltage vg
C. Harmonic load
In the next simulation, the load consists of the previous
load R of 25 Ω. This resistance is connected in parallel
with a current source which is placed in series with a sec-
ond resistance R2 of 25 Ω as shown in Fig. 9. The current
source has an amplitude of 5 A and a frequency of 250 Hz.
The simulation results of the obtained grid voltage vg and
the reference grid voltage v∗g is shown in detail in Fig. 10
and the overview is analogous with Fig. 4(a). The error
of the obtained voltage compared to the desired voltage is
small.
The sampled inverter current iL contains a fifth harmonic
component next to the fundamental component, as shown
in Fig. 11.
D. Robustness
In this paragraph, the robustness to measurement inaccu-
racy and parameter faults is studied.
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Figure 11: Harmonic load: sampled inverter current iL
with its reference value
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1) Measurement inaccuracy: white noise
In the next simulation, the load consists of the previous
harmonic load of Fig. 9. A band-limited normally dis-
tributed noise is added to the inverter current iL in order to
simulate measurement error. The maximum value of this
noise is 1 A. The simulation results of the obtained grid
voltage vg compared to the reference grid voltage v∗g are
shown in Fig. 12(a) and Fig. 12(b). The difference between
the obtained and the desired voltage is more clear than in
the previous simulations. A maximum deviation of 1.5 V
or 0.6 % compared to the peak voltage of 230 V is obtained
resulting in a non-significant error in the simulations.
In the sampled inverter current iL a fifth harmonic caused
by the load is obtained next to the ground wave, as shown
in Fig. 13, where one fundamental period of 20 ms is
shown. The error of the obtained current compared to the
desired current increases under increasing measurement
noise. The disturbance rejection of the inner loop is suf-
ficient. The inner loop is fast in comparison with the outer
voltage loop which results in an even better disturbance
rejection of the outer loop.
2) Parameter faults
In this simulation, the load consist of the previous har-
monic load of Fig. 9. The real filter capacitor C equals
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Figure 13: White noise: sampled inverter current iL with
its reference value
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Figure 14: Robustness: Detail, amplitude error in grid volt-
age vg
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Figure 15: Robustness: sampled inverter current iL with its
reference value
125 µF. The regulators are incorrectly tuned with C =
250 µF, i.e. a 100 % mismatch.
The simulation results of the obtained grid voltage vg and
the reference grid voltage v∗g are shown in detail in Fig. 14,
and the overview is analogous to Fig. 12(a). The difference
between the obtained and the desired voltage is small, so
it can be concluded that the robustness of the PI-regulators
is sufficient.
In the sampled inverter current iL a fifth harmonic caused
by the load is obtained next to the ground wave, as shown
in Fig. 15, it is shown that the parameter sensitivity is suf-
ficiently low.
4. Conclusions
The control of the voltage of a single-phase microgrid with
one VSI is obtained. This control has two separate con-
trol loops: a voltage control loop and a fast current control
loop. The output of the voltage control loop is the input of
the current control loop, using separation of variables. The
control is studied under different loads, transient effects
and other disturbances resulting in a robust control strategy
with sufficiently low parameter sensitivity. An advantage
of this approach is that it can be adopted to control both
single- and three-phase microgrids. In future work micro-
grids with multiple VSI’s will be considered.
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